Verification by Simulation Comparison using Interface Synthesis
نویسندگان
چکیده
One of the main tasks within the high-level synthesis (HLS) process is the verification problem to prove automatically the correctness of the synthesis results. Currently, the results are usually checked by simulation. In consequence, both the behavioral specification and the HLS results have to be simulated by the same set of test vectors. Due to the HLS and the inherent changes in the cycle-by-cycle behaviour, the synthesis results require an adaption of the initial test vector set. This reduces the advantage gained by using the automated HLS process. In order to decrease these simulation efforts, in this paper a new method will be presented that enables the usage of the same simulation vectors at both abstraction levels and the execution of an automated simulation comparison.
منابع مشابه
Control Simulation and Experimental Verification of Maximum Power Point Tracking Based on RT-LAB (TECHNICAL NOTE)
The maximum power point tracking (MPPT) control in the Photovoltaic system is the key control technology, however present controller has the disadvantages of long development cycle, high cost and complex verification, and there are some disadvantages carrying out totally physical simulation or totally digital simulation of different control algorithms. This paper carried out design of hardware ...
متن کاملDetermination of geometric accuracy of radiotherapy fields by port film and DRR using Matlab Graphical User Interface
Introduction: Radiation therapy is one of the methods of cancer treatment. In this method, it is necessary to avoid harming the healthy tissues of the patient which is in the vicinity of the target, as much as possible. Treatment verification is one of the most important steps of radiation therapy which has two usual methods, using Port film and EPID. The accuracy and precision of treatment in ...
متن کاملDesign & Assertion Based Verification of Avalon Interrupt Interface
The complexity of ASIC design has increased at an enormous rate in the last few years. This gives rise to difficulties in verification as well. Assertion Based Verification (ABV) provides a solution to this problem. Assertions are used to capture specifications and design intent in an executable form. They help in detecting the bugs faster and closer to the source. In addition to this ABV has a...
متن کاملCT-Based Brachytherapy Treatment Planning using Monte Carlo Simulation Aided by an Interface Software
Introduction: In brachytherapy, radioactive sources are placed close to the tumor, therefore, small changes in their positions can cause large changes in the dose distribution. This emphasizes the need for computerized treatment planning. The usual method for treatment planning of cervix brachytherapy uses conventional radiographs in the Manchester system. Nowadays, because of their advantages ...
متن کاملQuteRTL: Towards an Open Source Framework for RTL Design Synthesis and Verification
We build an open-source RTL framework, QuteRTL, which can serve as a front-end for research in RTL synthesis and verification. Users can use QuteRTL to read in RTL Verilog designs, obtain CDFGs, generate hierarchical or flattened gate-level netlist, and link to logic synthesis/ optimization tools (e.g. Berkeley ABC). We have tested QuteRTL on various RTL designs and applied formal equivalence c...
متن کامل